



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/020,385		12/06/2001	Jan Bernkopf	003424.P034	2212
8791	7590	04/21/2004		EXAMINER	
		OFF TAYLOR &	PERRY, ANTHONY T		
12400 WIL LOS ANGI		OULEVARD, SEVE	NTH FLOOR	ART UNIT	PAPER NUMBER
200711.01	<i>555</i> 5, 6	70020		PERRY,	
				DATE MAILED: 04/21/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

			\sim				
	Application No.	Applicant(s)	- 1				
,	10/020,385	BERNKOPF, JAN					
Office Action Summary	Examiner	Art Unit					
	Anthony T Perry	2879					
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence addre	9SS				
A SHORTENED STATUTORY PERIOD FOR RE	PLY IS SET TO EXPIRE 3 M	IONTH(S) FROM					
THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the meanned patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event, however, may a inc. In reply within the statutory minimum of thin ricid will apply and will expire SIX (6) MON tatute, cause the application to become Al	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this comm BANDONED (35 U.S.C. § 133).	nunication.				
Status							
1) Responsive to communication(s) filed on 1	2 January 2004.						
	This action is non-final.						
3) Since this application is in condition for allo	owance except for formal mat	ters, prosecution as to the m	nerits is				
closed in accordance with the practice und	er <i>Ex parte Quayle</i> , 1935 C.E	D. 11, 453 O.G. 213.					
Disposition of Claims							
4) Claim(s) 2-22 and 24-44 is/are pending in	the application.						
4a) Of the above claim(s) 1 and 23 is/are w	rithdrawn from consideration.						
5)⊠ Claim(s) <u>10 and 32</u> is/are allowed.							
6) Claim(s) <u>2-9,11-22,24-31 and 33-44</u> is/are	rejected.						
7) Claim(s) 5 and 27 is/are objected to.							
8) Claim(s) are subject to restriction ar	nd/or election requirement.						
Application Papers							
9)☐ The specification is objected to by the Exan	niner.						
10)⊠ The drawing(s) filed on <u>06 December 2001</u> is/are: a)⊠ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to	the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the	e Examiner. Note the attache	d Office Action or form PTO	-152.				
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Bu * See the attached detailed Office action for a 	nents have been received. nents have been received in A priority documents have been reau (PCT Rule 17.2(a)).	Application No I received in this National St	age				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview :	Summary (PTO-413) (s)/Mail Date					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date	´	Informal Patent Application (PTO-1	52)				

DETAILED ACTION

Response to Amendment

The Amendment filed on 1/12/2004, has been entered and acknowledged by the Examiner.

Cancellation of claims 1 and 23 has been entered.

Claim Objections

Claim 5 and 27 objected to because of the following informalities: replace "micro structure" with --microstructure--. Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2-9, 12-19, 24-31, and 34-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Swirbel et al. (US 6,091,194) in view of Smith (US 6,291,896).

Regarding claims 4, 2, and 5, Swirbel teaches a manufacturing method for a display that includes coupling a frontplane to a backplane wherein a frontplane is top surface laminates to a backplane top surface, wherein the backplane and frontplane are fabricated separately. The frontplane includes a frontplane substrate 30 and the backplane includes a backplane substrate 20 (see Fig. 2). A transparent first electrode 32 is disposed over the frontplane substrate 30. A display medium 40 which produces electro-optical effects upon a voltage application is disposed

over the first electrode 32. The device further includes a second electrode 22 that is patterned and includes a plurality of connecting regions. The backplane is electrically active to provide driving signals for driving the pixel images, and includes a plurality of output pads on the driving circuits (transistors 24) to match the plurality of connecting regions of the second electrode 22 (col. 4, lines 9-14). Swirbel teaches that the cathode layer 22 is laminated on the backplane substrate 20 rather than being disposed over said display medium of the frontplane substrate.

It is noted that the applicant's specific intermediate location of the cathode layer, does not solve any of the stated problems or yield any unexpected result that is not within the scope of the teachings applied. Therefore it is considered to be a matter of choice, which a person of ordinary skill in the art would have found obvious to select either substrate (backplane or frontplane) to deposit the cathode layer as long as the display medium is positioned between the anode and cathode electrodes and the cathode is electrically connected to driving circuits in the final product.

Swirbel does not specifically teach a plurality of microstructures in the form of functional blocks as the drive circuits of the backplane substrate. However, Smith teaches the use of microstructures in the form of functional blocks for driving display devices (see col. 4, lines 14-25). Smith teaches that the functional blocks can be tested before assembly so that any defective elements can be discarded before being mounted in an array onto the substrate (col. 4, lines 35-48). This allows for a cost-effective, efficient and practical method for producing large arrays of electronic elements. Accordingly, one of ordinary skill in the art at the time the invention was made would have found it obvious to use the functional blocks taught by Smith instead of the

switching means taught by Swirbel so as to reduce manufacturing costs and to ensure the quality of the individual electronic components of the array.

Regarding claim 3, Swirbel teaches the backplane being an active matrix array of diodes (col. 2, lines 53-59).

Regarding claims 6-8, the display medium is a solid film organic electro-luminescent polymer (col. 4, lines 57-60).

Regarding claim 9, Swirbel and Smith do not specifically teach an insulation layer with a plurality of vias covering the output pads. In using such functional blocks as the microstructures made with drive circuits, as taught by Smith, it is conventional to include the steps of: first coating a protective/insulating layer over the substrate and the functional blocks to protect/insulate the microstructures; next forming through holes in the protective layer; and then providing wiring over the protective layer and through the vias so as to connect the wiring to the microstructures through vias formed in the protective layer. Such insulation layers provide a planar surface that allows for a secure connection of the subsequent layer, in this case the cathode layer. The insulation layer also helps prevent short circuits from occurring while the contact holes allow for appropriate connection between parts, in this case the wiring (output pads) to the cathode layer. Accordingly, one of ordinary skill in the art at the time of the invention would have found it obvious to include an insulation layer with a plurality of vias to improve the integrity of the device.

Regarding claims 12-13 and 15, Swirbel teaches the first electrode 32 is made of ITO which is a transparent conductive material and has a high work function (col. 5, lines 9-12).

Application/Control Number: 10/020,385

Art Unit: 2879

Regarding claims 14 and 16, Swirbel teaches the second electrode being made of aluminum which has a low work function (col. 3, lines 23-28).

Regarding claim 17, Swirbel teaches the frontplane substrate made of glass (col. 3, lines 43-45).

Regarding claim 18, Swirbel teaches the backplane substrate being made of a ceramic (col. 3, lines 10-12).

Regarding claim 19, Swirbel teaches that the backplane substrate may be formed of a flexible or rigid substrate (col. 3, lines 9-16).

Regarding claims 26, 24, and 27, Swirbel teaches a display structure that includes a front plane coupled to a backplane wherein a frontplane top surface laminates to a backplane top surface, wherein the backplane and frontplane are fabricated separately. The frontplane includes a frontplane substrate 30 and the backplane includes a backplane substrate 20 (see Fig. 2). A transparent first electrode 32 is disposed over the frontplane substrate 30. A display medium 40 that produces electro-optical effects upon a voltage application is disposed over the first electrode 32. The device further includes a second electrode 22 that is patterned and includes a plurality of connecting regions. The backplane is electrically active to provide driving signals for driving the pixel images, and includes a plurality of output pads on the driving circuits (transistors 24) to match the plurality of connecting regions of the second electrode 22 (col. 4, lines 9-14). Swirbel teaches that the cathode layer 22 is laminated on the backplane substrate 20 rather than being disposed over said display medium of the frontplane substrate.

It is noted that the applicant's specific intermediate location of the cathode layer, does not solve any of the stated problems or yield any unexpected result that is not within the scope of the

teachings applied. Therefore it is considered to be a matter of choice, which a person of ordinary skill in the art would have found obvious to select either substrate (backplane or frontplane) to deposit the cathode layer as long as the display medium is positioned between the anode and cathode electrodes and the cathode is electrically connected to driving circuits in the final product.

Swirbel does not specifically teach a plurality of microstructures in the form of functional blocks as the drive circuits of the backplane substrate. However, Smith teaches the use of microstructures in the form of functional blocks for driving display devices (see col. 4, lines 14-25). Smith teaches that the functional blocks can be tested before assembly so that any defective elements can be discarded before being mounted in an array onto the substrate (col. 4, lines 35-48). This allows for a cost-effective, efficient and practical method for producing large arrays of electronic elements. Accordingly, one of ordinary skill in the art at the time the invention was made would have found it obvious to use the functional blocks taught by Smith instead of the switching means taught by Swirbel so as to reduce manufacturing costs and to ensure the quality of the individual electronic components of the array.

Regarding claim 25, Swirbel teaches the backplane being an active matrix array of diodes (col. 2, lines 53-59).

Regarding claims 28-30, the display medium is a solid film organic electro-luminescent polymer (col. 4, lines 57-60).

Regarding claim 31, Swirbel and Smith do not specifically teach an insulation layer with a plurality of vias covering the output pads. In using functional blocks as the microstructures made with drive circuits, as taught by Smith, it is conventional to include the steps of: first

coating a protective/insulating layer over the substrate and the functional blocks to protect/insulate the microstructures; next forming through holes in the protective layer; and then providing wiring over the protective layer and through the vias so as to connect the wiring to the microstructures through vias formed in the protective layer. Such insulation layers provide a planar surface that allows for a secure connection of the subsequent layer, in this case the cathode layer. The insulation layer also helps prevent short circuits from occurring while the contact holes allow for appropriate connection between parts, in this case the wiring (output pads) to the cathode layer. Accordingly, one of ordinary skill in the art at the time of the invention would have found it obvious to include an insulation layer with a plurality of vias to improve the integrity of the device.

Regarding claims 34-36, Swirbel teaches the first electrode 32 is made of ITO which is a transparent conductive material and has a high work function (col. 5, lines 9-12).

Regarding claims 37-38, Swirbel teaches the second electrode being made of aluminum which has a low work function (col. 3, lines 23-28).

Regarding claim 39, Swirbel teaches the frontplane substrate made of glass (col. 3, lines 43-45).

Regarding claim 40, Swirbel teaches the backplane substrate being made of a ceramic (col. 3, lines 10-12).

Regarding claim 41, Swirbel teaches that the backplane substrate may be formed of a flexible or rigid substrate (col. 3, lines 9-16).

Claims 11 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Swirbel et al. (US 6,091,194) in view of Smith (US 6,291,896), as applied to claims 4 and 26, above, and further in view of Tang et al. (US 5,409,783).

Regarding claim 11, Swirbel and Smith do not specifically teach the second electrode layer being transparent. However, Tang teaches that the second electrode (cathode electrode) can be transparent so to permit light emission through the cathode (col. 5, lines 57-65).

Accordingly, one of ordinary skill in the art at the time of the invention was made would have found it obvious to make the cathode electrode from a transparent material so as to permit light emission through the cathode.

Regarding claim 33, Swirbel and Smith do not specifically teach the second electrode layer being transparent. However, Tang teaches that the second electrode (cathode electrode) can be transparent so to permit light emission through the cathode (col. 5, lines 57-65).

Accordingly, one of ordinary skill in the art at the time of the invention was made would have found it obvious to make the cathode electrode from a transparent material so as to permit light emission through the cathode.

Claims 20-21 and 42-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Swirbel et al. (US 6,091,194) in view of Smith (US 6,291,896), as applied to claims 4 and 26, above, and further in view of Difrancesco (US 5,670,251).

Regarding claims 20-21, Swirbel and Smith do not specifically teach the use of a pressure sensitive adhesive that consists of conducting and nonconducting regions to connect the backplane to the frontplane. However, Difrancesco teaches treating a pressure sensitive

conductor layer by patterning the layer so that it includes conducting and nonconducting regions (see abstract). Difrancesco teaches that using such an adhesive allows for substrates to be mechanically and electrically connected where desired (such as between the output pads and the connecting regions of the cathode electrode) and electrically isolated where desired (such as between adjacent output pads). Accordingly, one of ordinary skill in the art at the time of the invention would have found it obvious to coat a pressure sensitive conductive layer over the output pads of the backplane substrate and patterning the layer such that it consists of conducting and nonconducting regions wherein the conducting regions match with the connecting regions and the output pads in order to mechanically and electrically connect the two substrates while preventing short-circuits from occurring in the device.

Rejection of claim 4 applies.

Regarding claims 42-43, Swirbel and Smith do not specifically teach the use of a pressure sensitive adhesive that consists of conducting and nonconducting regions to connect the backplane to the frontplane. However, Difrancesco teaches treating a pressure sensitive conductor layer by patterning the layer so that it includes conducting and nonconducting regions (see abstract). Difrancesco teaches that using such an adhesive allows for substrates to be mechanically and electrically connected where desired (such as between the output pads and the connecting regions of the cathode electrode) and electrically isolated where desired (such as between adjacent output pads). Accordingly, one of ordinary skill in the art at the time of the invention would have found it obvious to coat a pressure sensitive conductive layer over the output pads of the backplane substrate and patterning the layer such that it consists of conducting and nonconducting regions wherein the conducting regions match with the connecting regions

and the output pads in order to mechanically and electrically connect the two substrates while preventing short-circuits from occurring in the device.

Rejection of claim 26 applies.

Claims 20, 22, 42, and 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Swirbel et al. (US 6,091,194) in view of Smith (US 6,291,896), as applied to claims 4 and 26, above, and further in view of Miyamoto et al. (US 6,039,896).

Regarding claims 20 and 22, Swirbel and Smith do not specifically teach the use of a pressure sensitive adhesive that consists of conducting and nonconducting regions to connect the backplane to the frontplane. However, Miyamoto teaches an anisotropic conductive adhesive used to mechanically and electrically connect electrical components. Miyamoto teaches that such anisotropic conductive adhesive is a z-direction conductive film that allows conductivity only in a perpendicular direction to a top and bottom surface (col. 1, lines 15-32). Accordingly, one of ordinary skill in the art at the time of the invention would have found it obvious to coat such an anisotropic conductive adhesive layer over the output pads in order to connect the backplane substrate to the frontplane substrate so as to electrically connect the output pads to the corresponding connecting regions of the cathode layer while electrically insulating the areas between adjacent output pads and adjacent pixel electrodes preventing the occurrence of shortcircuits in the device.

Rejection of claim 4, applies.

Regarding claims 42 and 44, Swirbel and Smith do not specifically teach the use of a pressure sensitive adhesive that consists of conducting and nonconducting regions to connect the backplane to the frontplane. However, Miyamoto teaches an anisotropic conductive adhesive

used to mechanically and electrically connect electrical components. Miyamoto teaches that such anisotropic conductive adhesive is a z-direction conductive film that allows conductivity only in a perpendicular direction to a top and bottom surface (col. 1, lines 15-32). Accordingly, one of ordinary skill in the art at the time of the invention would have found it obvious to coat such an anisotropic conductive adhesive layer over the output pads in order to connect the backplane substrate to the frontplane substrate so as to electrically connect the output pads to the corresponding connecting regions of the cathode layer while electrically insulating the areas between adjacent output pads and adjacent pixel electrodes preventing the occurrence of short-circuits in the device.

Rejection of claim 26, applies.

Allowable Subject Matter

Claims 10 and 32 are allowed.

Other Prior Art Cited

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Zovko et al. (US 5,808,412) teaches split fabrication of an EL display device.

Chiou et al. (US 6,309,912), Nishiguchi (US 5,188,984), Hadley et al. (US 6,590,346), and Vicentini et al. (US 6,693,384) provide evidence that it is conventional to use protective layers over functional blocks with wiring provided passing through through-holes and be connected to the functional blocks (microstructures).

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to *Anthony Perry* whose telephone number is **(571) 272-2459**. The examiner can normally be reached between the hours of 9:00AM to 5:30PM Monday thru Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nimesh Patel, can be reached on (571) 272-24597. The fax phone number for this Group is (703) 872-9306.

Application/Control Number: 10/020,385

Art Unit: 2879

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be

addressed to [Anthony.perry@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO

employees do not engage in Internet communications where there exists a possibility that

sensitive information could be identified or exchanged unless the record includes a properly

signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly

set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and

Trademark on February 25, 1997 at 1195 OG 89.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the Group receptionist whose telephone number is (703) 308-0956.

H 1-6

Anthony Perry Patent Examiner Art Unit 2879 April 16, 2004 Vip Patel

Primary Examiner

Page 13

Art Unit 2879